Technique for Eliminating Notching in Through-wafer Etching

نویسندگان

  • Sunil Kumar
  • William T. Pike
چکیده

 In through-wafer silicon etching using highdensity low-pressure inductively coupled plasma, a notching (or footing) effect occurs at the silicon-insulator interface. The insulator layer is common, as the silicon wafer has either an oxide layer to avoid break through of the plasma or is bonded to a handle wafer using either photoresist or other adhesives. Notching at the foot of micro-structures can lead to a significant degradation of the mechanical performance and is unacceptable when an optically flat surface is needed. A novel method to avoid notching by eliminating charge buildup through the use of a thin metal coating is presented.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High Aspect Ratio Si Etching in STS2

Deep reactive ion etching (DRIE) is one of the most important etching techniques because it is independent of crystal orientation and does not require any wet process. DRIE can be applied for many applications. For examples, this technique can be used to fabricate MEMS devices (e.g. accelerometers, scanners, etc.), microfluidic devices, electrical through wafer interconnects, and so on. In many...

متن کامل

Fabrication of p-Type Nano-porous Silicon Prepared by Electrochemical Etching Technique in HF-Ethanol and HF-Ethanol-H2O Solutions

Nano-porous silicon were simply prepared from p-type single crystalline silicon wafer by electrochemical etching technique via exerting constant current density in two different HF-Ethanol and HF-Ethanol-H2O solutions. The mesoporous silicon layers were characterized by field emission scanning electron microscopy and scanning electron microscopy. The results demonstrate that the width of nano-p...

متن کامل

Bosch Process Characterization for Donut Tsv’s

In a continuous quest for cost reduction, the semiconductor industry continues to pursue device scaling techniques. However as scaling becomes more complex and expensive, alternative techniques for cost reduction are being investigated. Progress in 3D packaging (3D-SIC, 3D-SoC) and Interposer technologies have the promise to offer reduced costs and smaller form factors. One of the key features ...

متن کامل

Nanowires fine tunable fabrication by varying the concentration ratios, the etchant and the plating spices in metal-assisted chemical etching of silicon wafer.

The metal-assisted chemical etching (MACE) was used to synthesis silicon nanowires. The effect of etchant concentration, etching and chemical plating time and doping density on silicon nanowires length were investigated. It is held that the increasing of HF and H2O2 concentrations lead to etching rate increment and formation of wire-like structure. The results show that, the appropriate ratio o...

متن کامل

VERY DEEP TRENCHES IN SILICON WAFER USING DRIE METHOD WITH ALUMINUM MASK

Abstract: In this paper, a DRIE process for fabricating MEMS silicon trenches with a depth of more than 250 m is described. The DRIE was produced in oxygen-added sulfur hexafluoride (SF6) plasma, with sample cooling to cryogenic temperature using a Plasmalab System 100 ICP 180 at different RF powers. A series of experiments were performed to determine the etch rate and selectivity of the some m...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005